UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 1920/106

Total Pages in this Submission 28

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application Washington, D.C. 20231

PASI	SIVE	BAL	UN FF	ET I	MIXER					J C 4 9 9
	ented p Piro									
	p Piro n Cor		n							
	NITH				PI ICATION		ek appropriato h	ar and eunnly	the requisite informatior	
	ontir						• • •		of prior application No	
	is a:		<i>7</i> 1		Dividiena.		Oommaaa	iii pait (on)	of prior application	
	ontir		on [⊐	Divisional		Continuation-	in-part (CIP)	of prior application No	.:
hich	is a:									
) C	ontir	nuati	on [Divisional		Continuation-	in-part (CIP)	of prior application No	d
nclos	sed a	re:					Annlicatio	n Elements		
1.		Filing	j fee a	ıs c	alculated and	trar ל	nsmitted as desc	cribed below		
2.	X	Spec	ificatio	on I	having		14	_ pages and	including the following:	
	a.	X	Descr	rinti	ive Title of the	_ Inv	ention			
				•			ted Applications	(if annlicable	s)	
							• •			a)
 c. Statement Regarding Federally-sponsored Research/Development (if applicable) d. Reference to Microfiche Appendix (if applicable) 							<i>1)</i>			
	d.							cable)		
	e. 🗵 Background of the Invention									
			☑ Brief Summary of the Invention							
	g.	X	Brief [Des	scription of th	e Dra	awings (if drawir	ngs filed)		
	h.	X	Detail	ied	Description					
	i.	X	Claim	ı(s)	as Classified	l Bel	ow			
		_		(-,						

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 1920/106

Total Pages in this Submission 28

☑ Drawing(s) (when necessary as prescribed by 35 USC 113) a. Formal Number of Sheets b. 🔀 Informal Number of Sheets Oath or Declaration Newly executed (original or copy) Unexecuted b. Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only) c. 🛛 With Power of Attorney ☐ Without Power of Attorney d. 🗆 DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. 1.63(d)(2) and 1.33(b). 5. Incorporation By Reference (usable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein. ☐ Computer Program in Microfiche (Appendix) 6. a. Paper Copy b. Computer Readable Copy (identical to computer copy) c. Statement Verifying Identical Paper and Computer Readable Copy **Accompanying Application Parts** ☐ Assignment Papers (cover sheet & document(s)) ☐ 37 CFR 3.73(B) Statement (when there is an assignee) ☐ English Translation Document (if applicable) ☐ Information Disclosure Statement/PTO-1449 Copies of IDS Citations ☐ Preliminary Amendment Acknowledgment postcard First Class 🛛 Express Mail (Specify Label No.): EL543499848US

Application Elements (Continued)

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 1920/106

Total Pages in this Submission 28

	Accompanying Application Parts (Continued)								
15.		Certified Co	opy of Priority D	ocument(s) (if fo	reign priorit	y is claim	ed)		
16.		Additional [Enclosures (ple	ase identify belov	N):				
				Fee Calculat	tion and Tr	ansmitta	ıl		
				CLAIMS A	S FILED				
	For		#Filed	#Allowed	#Extra	,	Rate	Fee	
otal (Claim	ıs	17	- 20 =	0	x	\$18.00	\$0.00	
ndep.	Clair	ms	3	- 3 =	0	x	\$78.00	\$0.00	
Multip	le De	pendent C	laims (check if	applicable)]			\$0.00	
							BASIC FEE	\$690.00	
OTHE	ER FE	EE (specify	purpose)						
							TOTAL FILING FEE	\$690.00	
A check in the amount of to cover the filing fee is enclosed. The Commissioner is hereby authorized to charge and credit Deposit Account No. as described below. A duplicate copy of this sheet is enclosed. Charge the amount of as filing fee. Credit any overpayment. Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17. Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R 1.311(b). John J. Stickevers, Reg. No. 39,387 Bromberg & Sunstein LLP 125 Summer Street Boston, MA 02110-1618 617-443-9292									
c:					U.	11-445-74.	72	!	

CERTIFICATE OF MAILING BY "EXPRESS MAIL" (37 CFR 1.10)

Applicant(s): Piro et al.

Note: Each paper must have its own certificate of mailing.

Docket No.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application for

PASSIVE BALUN FET MIXER

Invention of:

Philip Piro 2 Dahl Road

Merrimack, NH 03054

Kevin Cornman 86 Old Temple Road

Lyndeborough, NH 03082

Attorney Docket Number: 1920/106

Attorneys:

Bromberg & Sunstein LLP 125 Summer Street

Boston, MA 02110-1618 Telephone: 617/443-9292

Facsimile: 617/443-0004

Attorney Docket: 1920/106 PASSIVE BALUN FET MIXER

Priority

This application claims priority from U.S. provisional application serial number 60/139,679 filed June 16, 1999, entitled "Passive Balun FET Mixer" which is incorporated herein, by reference.

Technical Field

The present invention relates to mixer circuits, of the type having inputs for local oscillator (LO) and radio frequency (RF) signals and an intermediate frequency (IF) output, and in particular to mixer circuits using field effect transistors (FETs).

Background Art

Mixers are contained in many radio transmitters, receivers, and other communication devices. Such mixers operate by combining an RF signal with LO, a periodic signal, producing a mixed output. This mixed output contains signals whose frequencies consist of either the sum or difference between RF and LO frequencies. By filtering the mixed output, an IF signal can be created whose frequency is either higher or lower than the original RF frequency.

As a result of the desire to decrease the size of communication devices, mixer size must also be reduced. Double balanced diode mixers, widely used in the industry, are large. By utilizing FETs instead of diodes, and removing the multiple baluns, size can be reduced without sacrificing performance.

Passive floating FET mixers are known in the art. A floating FET configuration uses an electrically symmetrical FET, whose drain and source terminals float with respect to ground and are coupled to the output port via a balun, as described in Vasile, C. F., Floating GASFET Circuits Offering Unique Signal Processing from DC-EHF, 1985 GOMAC Proceedings, Pp.305-309, 1985, incorporated herein by reference in it's entirety. Fig.1, taken from Vasile's article, shows a single floating FET configuration. An alternative floating FET configuration

which replaces the single transistor with two transistors in series is shown in Fig. 2, also taken from Vasile's article. U.S. patent 4,705,967, issued for an invention of Vasile and incorporated herein by reference in it's entirety, discloses a floating multifunction FET circuit that may be used as a mixer, as shown in Fig. 3. The IF is extracted from the same side of the balun 328 as the RF signal. Therefore, the balun in this design must be large to account for both the higher frequency RF signal and the lower frequency IF signal. Additionally, the RF and IF signals are not isolated, resulting in possible distortion of these signals.

Mourant, in US. patent 5,697,092 and in "A Low cost Mixer for Wireless 10 Applications," 1995 IEEE Microwave Systems Conference pp. 21-24, also discloses similar subject matter pertaining to passive floating FET mixers, each of which is hereby incorporated herein by reference in its entirety. In U.S. patent 5,697,092, a single, floating FET mixer suitable for compact construction is disclosed, as shown in Fig. 2, taken from Mourant. The balanced IF created in the FET mixer is extracted at the RF balun in an unbalanced manner, being diplexed from the balun center tap. A series inductor 414 and capacitor 415 resonates at the RF frequency and shorts out center tap 412 to ground 406. At low frequencies, the capacitor is an open, allowing the IF 416 to be extracted. The balun is fabricated with primary and secondary windings consisting of planar metal spirals that are interleaved with one another, as described by Mourant, col. 4, lines 11-18. One problem with this design is that adding a centertap to a balun adds steps to the manufacturing process. Additionally, the centertap position must be located, requiring calculation and testing. Another problem is that the IF output leads must cross over portions of the interleaved windings, making it susceptible to parasitic capacitance.

Summary of the Invention

In accordance with one aspect of the invention, a FET mixer uses a balun having a primary and secondary, with the primary coupled to an RF signal input. The mixer also includes a pair of field effect transistors (FETs), wherein the gates are coupled to one another and to a local oscillator input. One of the source and the

drain of the second of the two transistors is coupled at a node to one of the source and the drain of the other of the two transistors, and the node is coupled to ground. The other of the source and the drain of the first of the two transistors is coupled to one side of the secondary of the balun and the other of the source and the drain of the second of the two transistors is coupled to the other side of the secondary of the balun. An intermediate frequency signal output is coupled to a point in the circuit path between the first and second transistors.

In a further related embodiment, at the node, one of the source and the drain of the second of the two transistors is connected to ground, and the node is coupled to one of the source and drain of the first of the two transistors by means of a filter. In a related embodiment, the filter has a capacitor serving as a shunt at the frequency of the RF signal but not at the frequency of the intermediate frequency signal.

In another related embodiment, the local oscillator input is coupled to the gates via a capacitor so as to cause the transistors to be biased near pinch off, and a capacitance is disposed across the balun secondary to tune the secondary. The capacitance may optionally be realized by a pair of capacitors connected in series, wherein the node at a connection between the capacitors is coupled to ground. Also optionally, the secondary has a center tap, and the center tap is coupled to ground.

In accordance with another aspect of the invention, a method of mixing a periodic signal and a radio frequency signal producing an intermediate frequency signal is provided. A radio frequency signal is applied to a primary of a balun. Simultaneously, a periodic signal is applied to a first and a second switch, each switch coupled to the other switch and also coupled to a secondary of the balun, 25 resulting in a frequency translation of the periodic signal and the radio frequency signal producing a mixed output. The intermediate frequency signal is outputted by filtering the mixed output between the first and second switch. In a further related embodiment, the filter includes coupling one switch at a node to ground, and coupling the other switch to the node by means of a filter. The filter may apply a

capacitance that serves as a shunt at the frequency of the RF signal but not at the frequency of the intermediate signal. In another related embodiment, a capacitance is applied across the balun primary to tune the primary. A capacitance may optionally be applied across the balun secondary to tune the secondary, which may include a pair of capacitors in series, wherein the node at a connection between the capacitors is coupled to ground. In another related embodiment, ground is coupled to the center tap of the balun secondary.

In another embodiment, a FET mixer uses a transformer, having a primary and secondary, the primary coupled to an RF signal. The mixer also has a pair of switches, comprising of a first switch and a second switch, wherein the gates of the switches are coupled to one another and to a periodic signal input. The first switch is coupled at a node to ground, and the node is coupled to the second switch. Additionally, one switch is attached to one side of the secondary of the transformer, and the other switch is attached to the other side of the secondary of the transformer. An intermediate frequency signal output is coupled to a point in the circuit path between the first and second transistor. In a further related embodiment, at the node, one of the switches is connected to ground, and the node is coupled to the other switch by means of a filter. The filter may have a capacitor that serves as a shunt at the frequency of the RF signal but not at the frequency of the intermediate frequency signal. In another related embodiment, tuning circuitry is disposed across the transformer's secondary, and may include a pair capacitors in series, wherein the node at a connection between the capacitors is coupled to ground. In another related embodiment, the secondary of the transformer has a center tap, which is coupled to ground. In another related embodiment, tuning circuitry is disposed across the primary of the transformer.

Brief Description of the Drawings

The foregoing features of the invention will be more readily understood by reference to the following detailed description, taken with reference to the accompanying drawings, in which:

Fig. 1a shows a prior art single floating FET configuration, as shown in U.S. patent 4,705,967.

Fig. 2 shows a prior art series connected floating FET configuration, as shown in U.S. patent 4,705,967.

Fig. 3 is a schematic view of a prior art single FET mixer, as shown in U.S. patent 4,705,967.

Fig. 4 is a schematic view of a prior art single FET mixer, as shown in U.S. patent 5,697,092.

Fig. 5 is a block diagram of a passive balun FET mixer in accordance with an embodiment of the present invention.

Fig. 6 is a schematic view of a passive balun FET mixer in accordance with an embodiment of the present invention.

Fig. 7 is a schematic view of a minimum configuration of the passive balun FET mixer in accordance with an embodiment of the present invention.

Fig. 8 is a flowchart depicting a method of mixing a periodic signal and a radio frequency signal producing an intermediate frequency.

Detailed Description of Specific Embodiments

For the purposes of the description herein and the claims that follow it, unless the context otherwise requires, the term "Radio Frequency" (RF) means an electromagnetic signal at frequencies in the range extending from below 3 kilohertz to 300 gigahertz, which includes radio and television transmission. These frequencies are above audio signals and below the frequencies of visible light. The term "intermediate frequency" (IF) shall mean the frequency that an incoming signal is changed to. The term "local oscillator" (LO) shall mean a periodic signal. The term "balun" shall mean a transformer connected between a balanced source or load and an unbalanced source or load. A balanced line has two conductors, with equal currents in opposite directions. The unbalanced line has just one conductor; the current in it returns via a common ground or earth path.

Fig. 5 is a block diagram of the passive balun FET mixer in accordance with

an embodiment of the present invention. Two switches 506, 508 are turned on and off by a periodic signal 502. An RF signal 516 is applied to the primary of a transformer 514, which is coupled to the balanced side of the balan across the switches. A frequency translation of the periodic signal and the RF signal is thus produced. The IF signal is retrieved by applying a filter 510 to the mixed output between the first and second switch, as opposed to extracting the IF signal from the centertap of the transformer. By not utilizing the centertap of the balan to extract the IF, several benefits are achieved. The manufacturing process is simplified, the centertap position does not have to be found and tested, and a potential source of parasitic capacitance is removed. Optional tuning circuitry 512 for the primary and secondary of the transformer may be added, along with biasing circuitry 504.

Fig. 6 shows a passive balun FET mixer in accordance with another embodiment of the present invention. The mixer includes two FET transistors, Q1 and Q2. The drains of Q1 and Q2 are connected to the secondary winding of a transformer TX1 acting as a balun. A coupling capacitor C1 couples a local oscillator (LO) input to the gates of Q1 and Q2. The mixer also includes an IF bypass capacitor C2, and three tuning capacitors C3, C4, and C5.

The gates of the two FETs are connected together and coupled to the LO signal by a capacitor C1. The use of two FETs allows each transistor to handle less voltage, creating less distortion in FET output. Additionally, the parasitic capacitances formed across the gates of each transistor to LO will cancel as a result of using two FETs.

The primary winding of the transformer TX1 is coupled between the RF input port and ground. One side of the secondary winding of the transformer TX1 is connected to the drain of FET transistor Q1, and the other side of the secondary winding of transformer TX1 is connected to the drain of Q2. The source of transistor Q2 is connected to ground, while the source terminal of transistor Q1 is coupled to ground through capacitor C2. Capacitor C2, as discussed below, is at RF frequencies the equivalent of a short circuit. Therefore at RF frequencies, the sources of Q1 and

Q2 are at ground potential, and thus neither Q1 nor Q2 is a floating FET.

A tuning capacitor C5 is placed across the terminals of the primary winding of TX1. Capacitors C3 and C4 tune the secondary winding. Capacitors C3 and C4 may optionally be replaced by a single capacitor in shunt across the secondary of TX1, with the risk that the signals on Q1 and Q2 may be less balanced.

The secondary may be optionally center-tapped as shown in Fig. 6. The midpoint of the secondary is coupled to ground through capacitor C6 in order to provide better symmetry in the RF signal at the drains of transistors Q1 and Q2. If the center tap is not used, then capacitor C6 is not necessary.

Capacitor C1 allows for passive self-biasing of the FETs near pinch-off voltage due to rectification of the positive half cycle of LO voltage. As a result, no external biasing is required. Capacitor C1 is charged with the gate side at a negative potential relative to the LO side of the capacitor. Then on the negative half cycle, the lower LO voltage in combination with the charge on C1 keeps each FET from conducting. The LO signal modulates the channel resistance of the FETs from a minimum value when Vgs is approximately zero volts to a maximum value at voltage less than -Vpinch off. The time-varying resistances of the channels of Q1 and Q2 terminate the RF circuit, which includes the transformer TX1 and tuning capacitors C3, C4, and C5. These time-varying resistances, which vary at the rate of 20 the LO frequency, effect the conversion of the RF signal to new signals at frequencies that equal the sums and differences of the LO and RF frequencies and their integer multiples.

The signal corresponding to the difference between the LO and RF frequency is known as the intermediate frequency (IF). The IF signal is conveniently retrieved 25 between transistors Q1 and Q2, instead of at the centertap of the balun. Capacitor C2 acts as a low pass filter to reject higher frequency signals and to allow only the IF to pass through to the IF output.

Fig. 7 shows a minimum configuration of the passive balun FET mixer shown in fig. 6, in accordance with an embodiment of the present invention. Optional

tuning capacitors C3, C4, and C5 capacitors and coupling capacitor C1 have been removed. The mixer includes two FET transistors, Q1 and Q2. The drains of Q1 and Q2 are connected to the secondary winding of a transformer TX1 acting as a balun. The mixer also includes the IF bypass capacitor C2.

Fig. 8 shows a method of mixing a periodic signal and a radio frequency signal producing an intermediate frequency. RF is applied to a primary of a balun (step 804), isolating RF from the balun secondary. A periodic signal is applied to a first and second switch, each switch coupled to the other switch, and also attached to a secondary of the balun (step 806). The periodic signal simultaneously turns on and 10 off each transistor periodically, resulting in multiplication of the RF and periodic signals. A mixed signal is thus created, consisting of frequencies equal to the sum and difference of the RF and periodic signal frequencies. A filter is applied to the mixed output between the first and second switch to obtain the intermediate frequency (step 808). Utilizing a low pass filter, the higher frequency component of 15 the mixed signal is shunted to ground, resulting in down-frequency translation of the RF signal. Alternatively, utilizing a high pass filter will result in up-frequency translation of the RF signal.

In one embodiment of the present invention, the passive balun FET mixer is operable at RF frequencies in the multi-gigahertz range, although this invention will operate in other RF ranges. At these multi-gigahertz frequencies, capacitances are typically in the approximate range of 1-20 pF, with capacitor C2 being of the order of 15 pF, and all other capacitances less than 5 pF. The FETs Q1 and Q2 may be realized as Metal-Semiconductor Field Effect Transistors (MESFETs), which are FETs fabricated of gallium arsenide (GaAs) and formed with a metal-semiconductor junction. The use of MESFETs is not intended to limit the scope of the invention and other types of FETs may be used.

Although various exemplary embodiments of the invention have been disclosed, it should be apparent to those skilled in the art that various changes and modifications can be made which will achieve some of the advantages of the

invention without departing from the true scope of the invention. These and other obvious modifications are intended to be covered by the claims that follow.

What is claimed is:

- 1. A field effect transistor mixer comprising:
- a. a balun having a primary and a secondary, the primary coupledto a radio frequency signal input;
 - b. a pair of field effect transistors, each transistor having a gate, a source, a drain, and a channel between the source and the drain, wherein
 - i. the gates of the transistors are coupled to one another and to a local oscillator input,
- ii. one of the source and the drain of a first of the two transistors is coupled at a node to one of the source and the drain of the other of the two transistors, and the node is coupled to ground,
- iii. the other of the source and the drain of the first of the two transistors is coupled to one side of the secondary of the balun and the other of
 the source and the drain of the second of the two transistors is coupled to the other side of the secondary of the balun;
 - c. and an intermediate frequency signal output coupled to a point in the circuit path between the first and second transistors.
- 20 2. A mixer according to claim 1, wherein, at the node, one of the source and the drain of the second of the two transistors is connected to ground, and the node is coupled to one of the source and drain of the first of the two transistors by a filter.
- 3. A mixer according to claim 2, the filter having a capacitor serving as a shunt at the frequency of the Radio frequency signal but not at the frequency of the intermediate frequency signal.
- 4. A mixer according to claim 1, wherein the local oscillator input is coupled to the gates via a capacitor so as to cause the transistors to be biased near pinch off.

- 5. A mixer according to claim 1, further comprising a capacitance disposed across the balun secondary to tune the secondary.
- 6. A mixer according to claim 5, wherein the capacitance includes a pair of capacitors connected in series, wherein the node at a connection between the capacitors is coupled to ground.
 - 7. A mixer according to claim 1, wherein the secondary has a center tap, and the center tap is coupled to ground.
 - 8. A method of mixing a periodic signal and a radio frequency signal producing an intermediate frequency signal, the method comprising:

applying the radio frequency signal to a primary of a balun;

applying a periodic signal simultaneously to a first and a second 15 switch, each switch coupled to the other switch and also coupled to a secondary of the balun, resulting in a frequency translation of the periodic signal and the radio frequency signal producing a mixed output; and

outputting the intermediate frequency signal by filtering the mixed output between the first and second switch.

20

10

9. A method according to claim 8, wherein the step of outputting the intermediate signal by filtering the output between the first and second switch includes coupling one switch at a node to ground, and coupling the other switch to the node by a filter.

- 10. A method according to claim 8, wherein the step of filtering of the mixed output includes applying a capacitance that serves as a shunt at the frequency of the Radio frequency signal but not at the frequency of the intermediate signal.
- 30 11. A method according to claim 8, further comprising applying a capacitance across the balun primary to tune the primary.

- 12. A method according to claim 8, further comprising applying a capacitance across the balun secondary to tune the secondary.
- 13. A method according to claim 12, wherein the capacitance includes a
 5 pair of capacitors in series, wherein the node at a connection between the capacitors is coupled to ground.
 - 14. A method according to claim 8, further comprising coupling ground to the center tap of the balun secondary.

- 15. A field effect transistor Mixer comprising:
- a. a transformer having a primary and a secondary, the primary coupled to a Radio frequency signal;
- b. a pair of switches, comprising of a first switch and a second switch, wherein
 - i. the gates of the switches are coupled to one another and to a periodic signal input,
 - ii. the first switch is coupled at a node to ground, and the node is coupled to the second switch,
 - iii. one switch is attached to one side of the secondary of the transformer, and the other switch is attached to the other side of the secondary of the transformer; and
 - c. an intermediate frequency signal output coupled to a point in the circuit path between the first and second transistors.

25

- 16. A mixer according to claim 15, wherein, at the node, one of the switches is connected to ground, and the node is coupled to the other switch by a filter.
- 30 17. A mixer according to claim 16, the filter having a capacitor serving as a shunt at the frequency of the Radio frequency signal but not at the frequency of the intermediate frequency signal.

- 18. A mixer according to claim 15, further comprising tuning circuitry disposed across the transformer's secondary.
- 19. A mixer according to claim 15, wherein the secondary of the5 transformer has a center tap, and the center tap is coupled to ground.
 - 20. A mixer according to claim 15, further comprising tuning circuitry disposed across the primary of the transformer.

Attorney Docket: 1920/106 PASSIVE BALUN FET MIXER

Abstract

A FET mixer uses a balun having a primary and secondary, with the primary coupled to an Raclio frequency signal input. The mixer also includes a pair of field effect transistors (FETs), wherein the gates are coupled to one another and to a local oscillator input. One of the source and the drain of the second of the two transistors is coupled at a node to one of the source and the drain of the other of the two transistors, and the node is coupled to ground. The other of the source and the drain of the first of the two transistors is coupled to one side of the secondary of the balun and the other of the source and the drain of the second of the two transistors is coupled to the other side of the secondary of the balun. An intermediate frequency signal output is coupled to a point in the circuit path between the first and second transistors.

01920/00101 118525.1




Fig. | SIMPLEST FF CIRCUIT USING AN IDEAL BALUN




Fig. 2 SERIES CONNECTED FF

Prior Art

<u>'Ľ</u>





Fig.3 Prior Art






Figure 5




Figure 6




Figure 7




Figure 8

Docket No.	
1920/106	

Declaration and Power of Attorney For Patent Application English Language Declaration

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

	PASSIVE BALUN FET MIX	ŒR							
	the specification of which	ı							
	(check one)								
2	is attached hereto.								
9	□ was filed on		as United States Application	No. or PCT International					
±	Application Number								
=			N						
			(if applicable)						
The firm the			derstand the contents of the above mendment referred to above.	ve identified specification,					
74	I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.								
	I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d) or Section 365(b) of any foreign application(s) for patent or inventor's certificate, or Section 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate or PCT International application having a filing date before that of the application on which priority is claimed.								
	Prior Foreign Application	(s)		Priority Not Claimed					
		<u></u>							
	(Number)	(Country)	(Day/Month/Year File	ed)					
	(Number)	(Country)	(Day/Month/Year File						
	(A)								
	(Number)	(Country)	(Day/Month/Year File	ed)					
D	TO-SB-01 (9.95) (Modified)		DOODEWOO.						

	*
-22	
Hills Harry Harry Harry	
5	
See West	-
11.22.11	:ٰ
1	
332	
San Rich	-
	7
F	Ş
į	9
Mary Mary Bree	2
2	22

60/139,679	June 16, 1999	
(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filing Date)	
I hereby claim the benefit under 3	SELL S. C. Spotian 100 of	
Section 365(c) of any PCT Internat insofar as the subject matter of ear United States or PCT International U.S.C. Section 112, I acknowledge Office all information known to me	tional application designating ach of the claims of this application in the manner per the duty to disclose to the left to be material to patentabile between the filing date of	the United States, listed below and, lication is not disclosed in the prior rovided by the first paragraph of 35 United States Patent and Trademark lity as defined in Title 37, C. F. R.,
Section 365(c) of any PCT Internatinsofar as the subject matter of ear United States or PCT International U.S.C. Section 112, I acknowledge Office all information known to me Section 1.56 which became availab	tional application designating ach of the claims of this application in the manner per the duty to disclose to the left to be material to patentabile between the filing date of	any United States application(s), or the United States, listed below and, lication is not disclosed in the prior rovided by the first paragraph of 35 United States Patent and Trademark lity as defined in Title 37, C. F. R., the prior application and the national (Status) (patented, pending, abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

(Filing Date)

(Application Serial No.)

(Status) (patented, pending, abandoned)

ř.j D

Li

Full name of sole or first inventor Philip Piro	
Sole or first inventor's signature	Date
Residence 2 Dahl Road, Merrimack, NH 03054	
Citizenship U.S.	
Post Office Address Same as Residence	

Full name of second inventor, if any Kevin Cornman	
Second inventor's signature	Date
Residence 86 Old Temple Road, Lyndeborough, NH 03082	
Citizenship U.S.	
Post Office Address Same as Residence	